# Non-Inverting 3-State Buffer

The NL17SZ126 is a high performance single noninverting buffer operating from a 1.65 V to 5.5 V supply.

#### **Features**

- Extremely High Speed:  $t_{PD}$  2.6 ns (typical) at  $V_{CC} = 5.0 \text{ V}$
- Designed for 1.65 V to 5.5 V V<sub>CC</sub> Operation
- Over Voltage Tolerant Inputs and Outputs
- LVTTL Compatible Interface Capability With 5.0 V TTL Logic with  $V_{CC}$  = 3.0 V
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current Substantially Reduces System Power Requirements
- 3-State OE Input is Active HIGH
- Replacement for NC7SZ126
- Chip Complexity = 36 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Pinout (Top View)



Figure 2. Logic Symbol



#### ON Semiconductor®

http://onsemi.com





SC-88A (SOT-353) DF SUFFIX CASE 419A





SOT-553 XV5 SUFFIX CASE 463B



M2 = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)
\*Date Code orientation and/or position may vary depending upon manufacturing location.

PIN ASSIGNMENT				
1	OE			
2	IN A			
3	GND			
4	OUT Y			
5	V <sub>CC</sub>			

#### **FUNCTION TABLE**

OE Input	A Input	Y Output
Н	L	L
Н	Н	Н
L	Х	Z

X = Don't Care

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### **MAXIMUM RATINGS**

Symbol	Parame	ter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5  to  +7.0	V
V <sub>IN</sub>	DC Input Voltage		-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage	-0.5  to  +7.0	V	
I <sub>IK</sub>	DC Input Diode Current		-50	mA
I <sub>OK</sub>	DC Output Diode Current	-50	mA	
I <sub>OUT</sub>	DC Output Sink Current	±50	mA	
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100	mA	
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C	
TL	Lead Temperature, 1 mm from Case for 10 S	Seconds	260	°C
TJ	Junction Temperature Under Bias		+150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 1)	SC-70/SC-88A	350	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 85°C	SC-70/SC-88A	150	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 200 N/A	V
I <sub>LATCHUP</sub>	Latchup Performance Above V <sub>CC</sub> and Below	GND at 125°C (Note 5)	±100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace with no air flow.
- 2. Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	1.65	5.5	V
V <sub>IN</sub>	DC Input Voltage		5.5	V
V <sub>OUT</sub>	DC Output Voltage	0	5.5	V
T <sub>A</sub>	Operating Temperature Range	-40	+125	°C
t <sub>r</sub> , t <sub>f</sub>	$V_{CC} = V_{CC}$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	20 20 10 5.0	ns/V

## DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate versus Time Junction Temperature

#### DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	T,	4 = 25°C	2	-40°C ≤ T	T <sub>A</sub> ≤ 125°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	High-Level Input Voltage		1.65 to 1.95 2.3 to 5.5	0.75 V <sub>CC</sub> 0.7 V <sub>CC</sub>			0.75 V <sub>CC</sub> 0.7 V <sub>CC</sub>		V
V <sub>IL</sub>	Low-Level Input Voltage		1.65 to 1.95 2.3 to 5.5			0.25 V <sub>CC</sub> 0.3 V <sub>CC</sub>		0.25 V <sub>CC</sub> 0.3 V <sub>CC</sub>	٧
V <sub>OH</sub>	High-Level Output Voltage V <sub>IN</sub> = V <sub>IH</sub>	I <sub>OH</sub> = -100 μA	1.65 1.8 2.3 3.0 4.5	1.55 1.7 2.2 2.9 4.4	1.65 1.8 2.3 3.0 4.5		1.55 1.7 2.2 2.9 4.4		<b>&gt;</b>
		$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$	1.65 2.3 3.0 3.0 4.5	1.29 1.9 2.4 2.3 3.8	1.52 2.15 2.80 2.68 4.20		1.29 1.9 2.4 2.3 3.8		<b>&gt;</b>
V <sub>OL</sub>	Low-Level Output Voltage V <sub>IN</sub> = V <sub>IL</sub>	I <sub>OL</sub> = 100 μA	1.65 1.8 2.3 3.0 4.5		0.0 0.0 0.0 0.0 0.0	0.1 0.1 0.1 0.1 0.1		0.1 0.1 0.1 0.1 0.1	V
		$\begin{split} I_{OL} &= 4 \text{ mA} \\ I_{OL} &= 8 \text{ mA} \\ I_{OL} &= 16 \text{ mA} \\ I_{OL} &= 24 \text{ mA} \\ I_{OL} &= 32 \text{ mA} \end{split}$	1.65 2.3 3.0 3.0 4.5		0.08 0.10 0.15 0.22 0.22	0.24 0.30 0.40 0.55 0.55		0.24 0.30 0.40 0.55 0.55	V
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0	μΑ
l <sub>OZ</sub>	3-State Output Leakage	$\begin{array}{c} V_{IN} = V_{IH} \text{ or } V_{IL} \\ 0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V} \end{array}$	1.65 to 5.5			± 0.5		±5.0	μΑ
l <sub>OFF</sub>	Power Off Leakage Current	V <sub>IN</sub> = 5.5 V or V <sub>OUT</sub> = 5.5 V	0			1.0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> = 5.5 V or GND	5.5			1.0		10	μΑ

### AC ELECTRICAL CHARACTERISTICS ( $t_R = t_F = 3.0 \text{ ns}$ )

				V <sub>CC</sub>	Т	A = 25°	С	-40°C ≤ T	A ≤ 125°C	
Symbol	Parameter	Condi	tion	(V)	Min	Тур	Max	Min	Max	Unit
t <sub>PLH</sub>	Propagation Delay	$R_L = 1 M\Omega$	C <sub>L</sub> = 15 pF	1.8 ± 0.15	2.0	9.5	12	2.0	12.5	ns
t <sub>PHL</sub>	AN to YN (Figures 4, and 5,	$R_L = 1 M\Omega$	C <sub>L</sub> = 15 pF	2.5 ± 0.2	1.0	3.4	7.5	1.0	8.0	
	Table 1)	$\begin{aligned} R_L &= 1 \ M\Omega \\ R_L &= 500 \ \Omega \end{aligned}$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	3.3 ± 0.3	0.8 1.2		5.2 5.7	0.8 1.2	5.5 6.0	
		$\begin{aligned} R_L &= 1 \ M\Omega \\ R_L &= 500 \ \Omega \end{aligned}$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	5.0 ± 0.5	0.5 0.8		4.5 5.0	0.5 0.8	4.8 5.3	
t <sub>PZH</sub>	Output Enable Time	$R_L = 250 \Omega$	C <sub>L</sub> = 50 pF	1.8 ± 0.15	2.0	9.0	10.5	2.0	12.5	ns
t <sub>PZL</sub>	(Figures 6, 7 and 8, Table 1)			$2.5 \pm 0.2$	1.8		8.5	1.8	9.0	
				$3.3 \pm 0.3$	1.2		6.2	1.2	6.5	
				$5.0 \pm 0.5$	8.0		5.5	0.8	5.8	
t <sub>PHZ</sub>	Output Disable Time	R <sub>L</sub> and R1= 500	$\Omega$ C <sub>L</sub> = 50 pF	$2.5 \pm 0.2$	1.5		8.0	1.5	8.5	ns
t <sub>PLZ</sub>	(Figures 6, 7 and 8, Table 1)			$2.5 \pm 0.2$	1.5		8.0	1.5	8.5	
				$3.3 \pm 0.3$	0.8		5.7	0.8	6.0	
				$5.0 \pm 0.5$	0.3		4.7	0.3	5.0	

#### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 5.5 V, $V_I$ = 0 V or $V_{CC}$	2.5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V or V <sub>CC</sub>	2.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 6)	10 MHz, $V_{CC} = 3.3 \text{ V}$ , $V_I = 0 \text{ V or } V_{CC}$ 10 MHz, $V_{CC} = 5.5 \text{ V}$ , $V_I = 0 \text{ V or } V_{CC}$	9 11	pF

<sup>6.</sup> CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$ .  $C_{PD}$  is used to determine the no–load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .






Figure 4. Switching Waveform




\*Includes all probe and jig capacitance. A 1-MHz square input wave is recommended for propagation delay tests.

Figure 5. t<sub>PLH</sub> or t<sub>PHL</sub>



A 1-MHz square input wave is recommended for propagation delay tests.



A 1-MHz square input wave is recommended for propagation delay tests.

Figure 6. t<sub>PZL</sub> or t<sub>PLZ</sub>




Figure 8. AC Output Enable and Disable Waveform

#### Table 1. Output Enable and Disable Times

 $t_R = t_F = 2.5$  ns, 10% to 90%; f = 1 MHz;  $t_W = 500$  ns

	V <sub>CC</sub>				
Symbol	3.3 V ± 0.3 V	2.7 V	2.5 V ± 0.2 V		
V <sub>mi</sub>	1.5 V	1.5 V	V <sub>CC/</sub> 2		
$V_{mo}$	1.5 V	1.5 V	V <sub>CC/</sub> 2		

#### **DEVICE ORDERING INFORMATION**

Device	Package Type	Shipping <sup>†</sup>
NL17SZ126DFT2G	SC70-5/SC-88A/SOT-353 (Pb-Free)	3000 / Tape & Reel
NLV17SZ126DFT2G*	SC70-5/SC-88A/SOT-353 (Pb-Free)	3000 / Tape & Reel
NL17SZ126XV5T2G	SOT-553 (Pb-Free)	4000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.


#### **PACKAGE DIMENSIONS**

#### SC-88A (SC-70-5/SOT-353) CASE 419A-02

ISSUE L







- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: INCH.

  3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.

  4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.071	0.087	1.80	2.20	
В	0.045	0.053	1.15	1.35	
C	0.031	0.043	0.80	1.10	
D	0.004	0.012	0.10	0.30	
G	0.026	BSC	0.65 BSC		
Н		0.004		0.10	
J	0.004	0.010	0.10	0.25	
K	0.004	0.012	0.10	0.30	
N	0.008 REF		0.20 REF		
S	0.079	0.087	2.00	2.20	


#### **SOLDER FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### SOT-553, 5 LEAD CASE 463B ISSUE B




#### NOTES

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETERS
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.50	0.55	0.60	0.020	0.022	0.024
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.08	0.13	0.18	0.003	0.005	0.007
D	1.50	1.60	1.70	0.059	0.063	0.067
E	1.10	1.20	1.30	0.043	0.047	0.051
е	0.50 BSC				0.020 BSC	
L	0.10	0.20	0.30	0.004	0.008	0.012
HE	1.50	1.60	1.70	0.059	0.063	0.067

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, ON semiconductor and war registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC wors the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implications the polar or other applications intended to surgical implication in which the failure of the SCILLC products could create a situation where surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

N. American Technical Support: 800-282-9855 Toll Free

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

USA/Canada

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative